Efficient Implementation of Complex Matrix Inversion for LMMSE Decoder
نویسندگان
چکیده
منابع مشابه
Efficient VLSI Parallel Implementation for LDPC Decoder
Iterative decoding of Low Density Parity Check (LDPC) codes using the Parity Likelihood Ratio (PLR) algorithm have been proved to be more efficient compared to conventional Sum Product Algorithm (SPA). However, the nature of PLR algorithm tends to put numerious pieces of data to this decoder and perform computation intensive operations, which is a major challenge for building a practical real-t...
متن کاملFPGA Based Efficient Implementation of Viterbi Decoder
It is well known that data transmissions over wireless channels are affected by attenuation, distortion, interference and noise, which affect the receiver’s ability to receive correct information. Convolutional encoding with Viterbi decoding is a powerful method for forward error detection and correction. It has been widely deployed in many wireless communication systems to improve the limited ...
متن کاملAn Efficient Viterbi Decoder Implementation for the ZSP500 DSP Core
This paper describes an efficient implementation of the Viterbi decoding algorithm on the ZSP500 digital signal processor (DSP) core. It starts with an introduction to convolutional coding and Viterbi decoding as a method of forward error correction in communication systems. An introduction to the ZSP500 architecture is followed by a description of special instructions for performing the Trelli...
متن کاملDesign and Implementation of Power Efficient Turbo Decoder
Turbo decoding is viewed as superior alternate decoding technique in communication system, the circuit complexity and power consumption of turbo decoder implementation can often be prohibitive for power constrained system. To address these issues a power efficient turbo decoder based on soft out viterbi algorithm is designed. SOVA based turbo decoder can be implemented with high throughput and ...
متن کاملAn efficient VLSI implementation of H.264/AVC entropy decoder
This paper proposes an efficient H.264/AVC entropy decoder. It requires no ROM/RAM fabrication process that decreases fabrication cost and increases operation speed. It was achieved by optimizing lookup tables and internal buffers, which significantly improves area, speed, and power. The proposed entropy decoder does not exploit embedded processor for bitstream manipulation, which also improves...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2019
ISSN: 0975-8887
DOI: 10.5120/ijca2019918991